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1. Introduction
This thesis presents the design and fabrication of a
RISC for High Speed Data Acquisition.The name of this
system will be shortened to the acronym ARHDA (A RISC for
High-speed Data Acquisition), pronounced R-DA.
1.1 Data Acquisition Trends
The trend in the electronic industry is toward more
compact, powerful, and user-friendly systems.The personal
computer is now being combined with measurement systems,
leading to a new breed of data acquisition equipment that is
powerful, compact and easy to use.
Another factor influencing the industry is the need for
specialized portable testers.The increasing complexity of
equipment has made it difficult for field personnel to master
the required test procedures.In many large industries,
special-purpose testers are available that automatically
perform specific tests.Telecommunications technicians, for
example, use bit-error rate testers and protocol analyzers to
test and characterize data communication lines.
Unfortunately,most applications are too specialized to
provide markets for special-purpose testers.The future
holds many opportunities for compact, intelligent measurement
systems for such applications [1][2].2
Desk top computers are now being upgraded to data
acquisition systems.A wide variety of data acquisition and
data generation cards are available on the market, adding
measurement and stimulus capability to personal computers.
Most of these 'instruments on a card' are designed to operate
individually.Few are capable of operating with other cards
to coordinate powerful measurement/stimulus capability under
control of a single program.These cards are designed to be
usedindesktoptestersforpredefinedclassesof
generalized measurements.
1.2 Representative Data Acquisition Systems
Thissectionwillconsidertwomainclassesof
commercially available test instruments as examples of High
Speed Data Acquisition Systems.They will be used as
examples in the following sections.
The first is the Digital Storage Oscilloscope (DSO).
This instrument has the ability to quantize a burst of high
speed analog signals.The analog signal is converted to a
digital format andis stored in high speed memory for
processing and display by the DSO.The acquisition process
begins after a set of predetermined conditions are met by the
input signal.
The second class of instrument is the Logic Analyzer.
This measurement tool is used on digital systems.The values
to be measured are high or low voltages in a circuit as a3
function of time.These voltages are converted to a digital
format and stored in high speed memory. As with the DSO, the
memory filling process is started by a predefined trigger
event.
1.3 Technology Opportunities and Challenges
Powerful computers have been reduced to a handful of
IC's yielding a host of'computer onacard'systems.
Amplifiers, attenuators, Digital to Analog (D/A) and Analog
to Digital(A/D),along with a variety of other signal
processing devicesare available to convert signals to
digital formats.
The problem of bandwidth incompatibility arisesin
attempting to marry these two types of systems.Because of
the relatively low band-width of most personal computers it
is not possible to feed digital information at a rate greater
than 200 khz directly to the PC (3114). Therefore special
purpose high speed memory is needed to keep these bursts of
information.High speed memory is costly, consequently the
information being stored must be carefully selected.
The ability to acquire only relevant data is sought,
hence some type of triggering method is required. A flexible
and complete set of trigger commands with capability of
triggering on a sequence of events is needed.The ability to
pre-fill and post-fill memory relative to the trigger event
is required, see Figure 1.1.4
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Figure 1.1 - Pre-trigger and Post-triggermemory.
( Adapted from [5] )
The ability to capture and view pre-trigger information
is crucial.This allows the operator to view the events
leading to the trigger event, a feature required in either
DSO or logic analyzer systems.
1.4Thesis Objectives
The purpose of this Thesis is to design and prototypea
RISC for high speed data acquisition (ARHDA).The prototype
system will accommodate a16-bit data path and support
capture of 4k data samples.When selecting a data path
width, several considerationsare made.5
A)Hardware availabilityThe prototype is built
of MSI and LSI integrated circuits (ICs) that
commonly facilitate 8 bit buses.
B)System usefulness8 bits is considered a minimum
practical size for either logic analyzer or DSO
applications.
C)Cost - The wider the data path the greater the cost
in Ics and circuit card layout.
A 16 bit data path was selected with these criteria in
mind.The 4k memory depth was also selected as a practical
compromise between usefulness and cost.
The primary function of the ARHDA is to recognize a
predefined trigger, or series of trigger events.After the
trigger event occurs, it stores a predetermined number of
sampleddatainmemory. Postandpre-fillmemory
requirements must also be satisfied.It's final task will be
to interface to a general purpose host computer. This
interface will be necessary to download instructions to the
ARHDA and to upload captured data to the host.
Insummary the ARHDAisto provide three primary
functions:
A)Recognize and act on predefined trigger events,
including a series of trigger events.
B)Control the capture of the high speed data into
storage memory.6
C)Provide an interface with the general purpose host
computer.
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Figure 1.2 - Simplified Block Diagram of ARHDA System
Another design goal of the ARHDA is to make it useful in
many data acquisition system types.The system is designed
for usein either DSO or Logic Analyzer type systems.
Sampleddataistransportedtothehostcomputerfor
processing and display. By combining the ARHDA with a
generalpurposecomputerandappropriateinputsignal
conditioning,a complete high speed measurement system is
created.7
The system will maintain the qualities to allow its use
on 'instrument on a card' systems but will also support the
ability to transition to the next stage of integration,
namely 'system on a card'.The 'system on a card' will
combine the 'instrument on a card' and 'computer on a card'
conceptsto allowacomplete measurement system to be
contained on a single card.This type of integration is
needed for a wide variety of specialized hand held and
portable testers and data acquisition systems.
With these objectives in mind and utilizing a top down
approach to design, a list of desirable qualities for the
system is formed. The ARHDA should be:
A) General Purpose - Serve as many applications as
possible, logic analyzer and digital storage
oscilloscopes are examples.
B) Wide Band Width - 10 Mhz minimum sample rate.
C) Modular and Expandable - Provide the ability to
expand the data path and increase the bandwidth using
parallelism and interleaving.
D) Compact and Low Power - Eventually contain the data
acquisition processor including instruction memory in
a single ASIC.8
2. Representative Applications
To determine the system architecture and instruction set
it is important to understand the types of tasks performed by
the ARHDA system.Three representative examples are given.
A)Timing, or digital hardware, example.
B)State, or computer instruction execution, example.
C)DSO, or signal amplitude, example.
Each accepts a different type of data and has it's own
unique trigger requirements.The problems are defined in
thissection. Section3defines theinstructionset.
Section 4 demonstrates the use of the instruction set to
achieve the desired results.
2.1Timing example
In the case of the logic analyzer type inputs, either
'timing' (for hardware) or 'state' (for software) data types
may be captured.The timing class represents the sampling of
logic in a computer system and could include the input and
output of gates, registers, counters and/or clocks. A simple
example would be to capture 100 samples of a 12 bit counter
starting a 000 hex.Figure 2.1 illustrates this type of
event.
In this example12bits are used to determine the
triggerevent. Othercasesmayrequiretheuseof
combinations of high, low, and don't care bits.The use of9
don't care bits requires special consideration in the system
architecture.
Counter Output
MSB LSB
111111111100
111111111101
111111111110
111111111111
000000000000<-Trigger occurs here
000000000001
000000000010 capture next
000000000011 100 samples
Figure 2.1 - Timing Trigger Example
2.2 State Example
The 'state' classification describes the condition where
the data being captured represents instructions of a computer
program.In this way the flow of the program is monitored.
The trigger event may consist of a sequence of computer
instructions such as the calling of a subroutine from a
particular location in the main program.10
Figure 2.2 shows an example of this type of trigger
event.Trigger on the execution of subroutine residing at
address 4000 when called from address 2000 of main program.
Upon meeting these conditions, capture the next 100 words.
Main Program
Branch
1000
Subroutine
4000
Branch
tl:2000
Subroutine
4000
QOM*. 10-31 - 91 swges
Figure 2.2 - State trigger example
( Adapted from [5) )
2.3 DSO example
The third data type the ARHDA system will process is
given in Figure 2.3.Here the output of an A/D converter is
monitored to determine if trigger conditions are meet.This
example utilizes a sine wave analog input.A trigger level
of Vt or higher and a positive slope, causes the next 40011
samples to be captured.A positive slope occurs when the
magnitude of the samples are increasing.That is the next
sample is greater than the current sample.This is required
to guarantee the sampling process starts at the desired
portion of the wave form.
A/D Input
Sample Number
Trigger occurs here,
next 400 samples are captured
Figure 2.3 - DSO Trigger Example
The value of the current and previous samples must be
known.From this, the magnitude and slope of the wave form
can be determined.These are important consideration for the
system architecture.12
3. Instruction Set
To meet the requirements defined in Section 2, a core of
16trigger control,plus5additionalinstructions are
considered, see Figure 3.1.The instructions shown here are
in a high level form for ease of comprehension.This high
IF DATA42211I2A
CT
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EQ
NE0
GTR
L .7F
lo
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CONSTANT[ORCOND gINC
PEER
EXTERNAL
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MEMOFF
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Figure 3.1 - Instruction Set13
level code is complied into machine language instructions
prior to loadinginto the ARHDA program memory.
A full description of the instructions is given below.
Notation conventions are:
[ ]The operators in the square brackets are optional.
{} The information in the curly brackets are user
required input.
IF:
The trigger control is provided by theIF instruction.
The first part of the instruction provides a comparison of
the incoming data to a user defined word.If the evaluation
is true the next instruction is executed.If the evaluation
is false two options are available, hold or jump.Hold
indicates that the same instruction will be re-executed.
Jumpisabranchtonewinstructionanywhereinthe
instruction memory.The IF instruction has the following
form.
IF DATA {CONDITION Al{ WORD }[OR{CONDITION B }] INC ELSE
{HOLD,JUMP ###}
Where:
DATA is the data word entering the system.
CONDITION A is GT,LT,EQ,NEQ,GTR, or LTF.
GT = True if incoming data is greater than WORD.
LT = True if incoming data is less than WORD.14
EQ = True if incoming data is equal to WORD.
NEQ = True if incoming data is not equal to WORD.
GTR = True if incoming data is greater than WORD and
increasing.
LTF = True if incoming data is less than WORD and
decreasing.
WORD is a 16 bit binary number, l's, 0's and x's
(don't cares) are valid. Example: 1010 lxxx Oxlx 1111.
Optional
OR provides for additional external trigger sources.
CONDITION B is PEER, EXTERNAL or SYSTEM.
These conditions are optional and will be logically
ORed with the results of CONDITION A.
PEER is a trigger generated from another ARHDA system.
EXTERNAL is a trigger generated by the external data
source.
SYSTEM is a trigger generated by the host computer
system.
INC on true condition to execute the next
instruction.
ELSE if false condition is returned
HOLD is used to retry the same instruction on next data
sample.15
JUMP ### is used to jump to new instruction on next data
word.### is the label of the line to jump to.
Example IF 1:
IF DATA EQ 10101xxx0x1x INC ELSE HOLD
This instruction will compare incoming data to the
constant value 10101xxx0x1x and will become true when equal.
Ontrueconditiontheprogram willmovetothenext
instruction.While condition is false the same instruction
will be executed again because of the HOLD option.
Example IF 2:
IF DATA GTR 111101110000 INC ELSE JUMP 4
When the incoming data is greater than the constant and
the data is increasing the next instruction will be executed,
else the program will jump to instruction 4.
JUMP{###}:
This instruction provides a unconditional jump to the
instruction memory location number ###.
SAMPLE{####}:
This instruction will cause the next #### data words to
be captured in high speed memory. Upon receiving the16
last of the #### samples the program will proceed to the
next instruction.
Example SAMPLE ####:
SAMPLE 4000
When the program encounters this instruction the next
4000 data words will be saved, then execution will continue
at the next instruction.
DELAY { # # # # }:
Like SAMPLE except that the next ### samples will not be
captured.
MEMON:
This will cause the high speed memory to start filling
regardless of the trigger condition.
MEMOFF:
This will cause the high speed memory to stop filling
regardless of the trigger condition.STOP:
17
This will cause the execution of the program to stop and
a flag will be set to indicated the program has stopped
normally.
Below is a summary of the instructions and their usage.
MnemonicInstruction
IF Set trigger condition
JUMP Unconditional jump
SAMPLE Captures a number of samples
DELAY Skips data words
MEMON Turns data memory on
MEMOFF Turns data memory off
STOP Stop program execution
These are the instructions required to accomplish the
previous examples.Additional features are added to allow
additional capability.For example, the addition of the
optional OR and Condition B statement in the IF instruction.
This allows external trigger sources to be includedin
trigger definitions.The OR option and Condition B, are not
used in the following demonstration programs.
The DELAY instruction can be used where a predetermined
number of samples can be ignored.This feature is not used
in the following examples.18
As with any general purpose language, examples of the
use of every instruction, with all possibleoptions, is not
practical.The following sections give three short programs
to illustrate the general use of the instructions set.
This instruction set is considered satisfactory for many
applications.There are certainly other applications where
this instruction may be found insufficient.Since it is
impossible to foresee all possible requirements, this set of
instructions is considered adequate.The ARHDA architecture
can be modified to include otherinstructions as they are
defined in the future.19
4. Examples of Instruction Set use
Theeffectivenessoftheinstructionsetisnow
considered. The goal is to obtain a simple and complete
method of triggering the data acquisition system given a
variety of input data types.
As described in the introduction the data may enter the
ARHDA system from one of three sources,logic circuits,
computermachineinstructions,orA/Dconverter.Each
situation demands different type trigger conditions.Below
is an example of the ARHDA system instructions required for
each of the previous examples presented is Section 3.
In the following solutions, each line represents an
instruction. The instructions are numbered starting at zero.
These numbers represent the location in instruction memory
and are not required as input from the programmer.
4.1Timing Example Solution
As mentioned in Section 3.1 the fist example is that of
a simple digital circuit.It is desired to trigger when 12
output lines of a binary counter equal 000 hex, and then
capture the next 100 samples.The high level code is shown
in Figure 4.120
0MEMOFF
1IF DATA EQ xxxx000000000000INC ELSE HOLD
2SAMPLE 100
3STOP
Figure 4.1 - Timing Solution
The first instruction to be executeddisables the pre-
fill of data memory.Instruction 1 monitors the incoming
data stream until the trigger event occurs. The next
instruction stores 100 data words into memory andinstruction
3suspends execution. These simple easy to understand
instructionsperformthedesiredoperationwith 3
instructions and the STOP command.
4.2 State Example Solution
For the example of Figure 3.2, statetriggering, the 16
data input lines are connected to the 'computerunder test'
address lines.Special external hardware is required to
clock the ARHDA system synchronously with memoryread cycles
of the computer under test. Also required isprior knowledge
of the monitored program.Specifically the location of
program instructions in computer memory.By monitoring the
system under test access to memory, the flow of executedcode
is monitored.The instructions used in the data acquisition
system would be as shown in Figure 4.2.21
0 MEMOFF
1 IF DATA EQ 2000 INC ELSE HOLD
2 IF DATA EQ 4000 INC ELSE JUMP 1
3 SAMPLE 100
4 STOP
Figure 4.2 State Solution
The ARHDA instruction of line 1 waits for theaddress
2000 from the computer under test to be read.When this
instruction is encountered line 2 is used to check the next
address.Ifthismatchestheaddressofthedesired
subroutine, the next 100 words are sampled.If not the
program is returned to line 1 and thesystem waits for
another occurrence of the address 2000.
4.3 DSO Example Solution
The last example is illustrated in Figure 3.3.The data
is from the output of a 12 bit A/D converter.The threshold
voltage Vt will be assumed to be 101010101010 binary.It is
desired to sample data when it is above the threshold and is
rising.The first 12 bits of the ARHDA are connected to the
binary counter,the remaining4bits are unused. The
instructions to accomplish this task is shown in Figure 4.3.22
0 MEMON
1 IF DATA GTR xxxx101010101010 INC ELSE HOLD
2 SAMPLE 400
3 STOP
Figure 4.3 - DSO Solution
The GTR operator is true if the Data Word is greater
than the Constant and is larger than the last sample. This
type of instruction is required in a DSO to cause the
acquisition of data samples to occur at the desired location
of the sampled signal.The first instruction turns memory on
and the sampleinstruction turns memory offafter400
samples.The data memory now contains 3696 (4096400) pre-
trigger samples and 400 post-trigger samples.
As shown in the above examples many different trigger
configurations can be achieved with this instruction set.
Although these examples are simple, they represent how the
use of these instructions can solve a variety of triggering
problems.23
5.Existing High Speed Data Acquisition Systems
In examining the design high speed dataacquisition
systems, several structures are found to be common.These
can be classified as memory, signalconditioning and trigger
generation.Some example systems include Digital Storage
Oscilloscopes, High Speed ASIC verifying equipment,Logic
Analyzers, and General Purpose High Speed DataAcquisition
Systems.
5.1Memory
All utilize high speed memory to temporarily store
information during data capture sequences.Most utilize a
circular buffer configuration.This can be realized in
hardware by combining a 'binary counter' to the addresslines
of standard 'static memories' as depicted in Figure 5.1.
Utilizing this configuration makes it possible to acquire
pre-trigger data by leaving the binary counters active prior
to triggering.After a trigger occurs the counter will
remain active until the post-trigger data has been captured.
This leaves the memory filled with Y pre-trigger samples and
Z post-trigger samples where: Y + Z = The total memorydepth.
When utilizing this memory configuration the location of
last acquisition sample is not directly known.For example,
a 16 bit circular buffer is used tostore samples (memory
locations are numbered from 0 to 15).It is desired to fill24
12 locations with pre-trigger data and 4positions with post-
trigger data.
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Figure 5.1 - Circular Buffer
First the system would start filling the memorywith
samples while awaiting the trigger signal. The binary
counter might start at 0 and increment once eachsample.
When thelast position ofthe memoryisfilled(15th
position), the counter resets to 0 and continues to fill
writing over the older samples.
The trigger signal can occur on any sample, regardless
of the position of the binary counter.So for this example,
say the trigger occurs when the counterreads 3.Then 4 more
samples are taken and the memory counter is disabled.The
memory counter now points to location 7,and contains the
last of 4 post-trigger samples.25
To retrieve the stored information, the memory must be
placed in a read configuration and then read out sequentially
utilizing the memory counter as in the write mode.The first
memory read yields the oldest sample.Fifteen additional
reads are required to increment to,and read the newest
sample.
5.2 Input Signal Conditioning
The input signal conditioning block is a common function
and is implemented in a variety of ways.Most perform input
signal attenuation or amplification, buffering and filtering.
These processes are necessary to present a high impedance to
the measured signal, minimize sampling errors and provide a
compatible signal to the quantizing circuits. The end result
is the conversion of 'real world' information into a digital
representation, to be stored, and operated on by computer.
This portion of a data acquisition system is highly
dependant on the application.For this reason the prototype
ARHDA system has no input signal conditioning.It accepts
standard TTL level signals as input.The lack of input
signal conditioning does not impair our ability to evaluate
the systems performance and usefulness.
5.3Trigger Generation
Trigger generation is the most challenging aspect of
high speed data acquisition system and can be solved in a26
number of ways.In interviewing engineers who specialize in
high speed test of VLSI IC's,it was found that they have
little need for complex trigger generation schemes.They
provide the 'tested IC's input pins' with high speed digital
test patterns, then capture the resulting output states.
Since the process is initiated by the digital inputs, and the
test is of a predetermined length, the start and end of the
dataacquisitionprocessiswelldefinedandeasily
controlled. Thereislittle use for complex'trigger
generating' hardware.
On the other hand engineers involved with developing,
debuggingandoptimizing softwareforhigh performance
computers systems may have much more challenging trigger
requirements.The ability to recognize long sequences of
program instructions, and capture unique or rare events, can
require complex trigger methods. To summarize,trigger
schemes can vary from simple to very complex, depending on
the application.
The prototypeARHDAhas triggering capability sufficient
for a wide range of applications.It can easily achieve the
triggeringrequirementsofthefirstexample. Itis
insufficient for complex state analysis of high performance
computers, as indicated by the last example.It is not that
this architecture is not capable of such tasks, but the
complexity of such a system is not practical for this first
prototype.27
5.3.1DSO Trigger
Typical DSO triggers operate in one of two modes, real-
time or equivalent-time.In real-time the signal is sampled
only once after the trigger event.In the equivalent-time a
repetitive signalis sampled many times,then the many
samples are combined and the signal is reconstructed.This
techniquecanbe used given that theinput signalis
repetitive, such as a sinusoidal wave form [6].
Repetitive sampling of a signal will make it appear as
if it were sampled at a rate approaching:N * S, where N =
number of times sampled andS = sample rate.Figure 5.2
gives examples of real and equivalent time sampled signals.
To reconstruct an equivalent time sampled wave form,
aligning the samples relative to the trigger point is a
concern.Since the trigger event is not related to the
convert signal of the A/D,it is difficult to determine
proper alignment of the reconstructed sampled wave form.
A solution to this problem is to form a circuit to
generate a 'trigger offset word' to accompany each sampling
pass(orcycle). Thisoffsetwordisanumeric
representation of the amount of time that elapsed between the
trigger event and the next convert signal of the A/D.See
Figure 5.3for illustration of the relationship between
Analog Trigger, A/D Convert Signal and Trigger Offset.Figure 5.2 - Real and Equivalent Time Sampling
( Adapted from [6] )
28
Notice there is no relationship between when the Analog
Trigger and the next Convert Signal occurs.The Trigger
offset is a time with a value between 0 and 1/T, seeFigure
5.3.With the trigger offset known, the different cycles can
beproperlyalignedandthesignaliscorrectly
reconstructed.29
Figure 5.3 - Trigger offset word
5.3.2Logic Analyzer trigger
Thelogicanalyzer trigger requirementsare quite
different from the DSO.Rather than triggering on a signal
level,alogic analyzer takes action on digital words.
Another difference is that modern logic analyzers allow many
levels of trigger recognition, this feature is not utilized
in DSO's.
One of the basic building blocks for a logic analyzer
system is 'word recognition' circuits.Figure 5.4 is an
illustration of such a circuit for a 4 bit system.It is
comprised of two registers, an AND gate array and an identity
comparator.The user will input a4 bit word(W)which
contains l's, 0's and X's (don't cares).From this the two30
new words C(for constant)and X(for don't care)are
generated and stored in the registers.The data word (D) is
fed into the AND gates.
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Example: Word to Recognize, W= 0 1 X X
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Figure 5.4A simple Word Recognizer31
Notice that if a bit in the X register is set to 0 the
output of the AND gate will be forced to 0.The bit in the
C register would be also set to 0 causing these two bits to
always be equal.Following these rules cases the comparator
to give A = B for each don't care bit position.
Two registers are required for each word recognizer.
Thus each word recognizer requires 2* D bits of storage,
where D is the width of the data path.For example, a 16 bit
data bus requires, 2 * 16 = 32 bits of storage for each word
recognizer.
AnotherapproachistouseaRAMfortheword
recognizer. This is achieved by connecting the incoming data
word to the RAM address lines.Figure 5.5 shows a 4-bit RAM
word recognizer, with a representative programming example.
For this example the RAM is 24 or 16 bits long.However
if the data path is 16 bits wide a 216 or 64k bit RAM is
required.A reasonable compromise would be to form two 8 bit
data words, each requiring 28 or 256 bits.The two 8 bit
word recognizer outputs would be ANDed together to form a 16
bit result.
Each RAM word recognizer can be programmed to account
for don't care bits and provide an unlimited OR capability.
That is to recognize,(word A) OR (word B), requires both
words be programmed into the RAM.A 16 bit data path
comprised of two 8 bit RAM word recognizer would require 2 *
28 or 2* 256 = 512 bits of storage.Figure
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method' requires 32 bits of storage while the RAM example
requires 512 bits. The RAM configuration consumes 16 times
more storage for each word recognizer.However this use of
extra storage space may be offset by theunlimited OR
capability inherent in the RAM word recognizer.
To summarize, RAM offers an attractive solution when few
butflexible word recognizer are required. Since the
Register solution utilizes memory more efficiently, it is the
choice for systems needing many word recognizer.33
6.RISC Computer Architectures
TheReducedInstructionSetComputer,orRISC,
architecture has become popular asa meansto enhance
computer speed by utilizing a relatively small but efficient
instruction set.Use of simple load/store operations, fixed
format instructions, and efficient use of pipelining are
utilized [7].
6.1Typical RISC Computer
The goal of this architecture is to improve computer
performance.One measure of performance is,Cycles Per
Instruction (CPI).A typical RISC architecture can achieve
a CPI of about 2 compared to 10 for a ComplexInstruction Set
Computer (CISC).
The operation of a general purpose computer can be
broken into basic steps.There are at least four steps of
execution.They are:
A) Instruction fetch
B) Instruction decode
C) Execution
D) Write-back
If each takes at least one clock cycle, a minimum CPI of
4 can be achieved.To improve the CPI a pipeline strategy
must be employed. Depending on the efficiency of the
pipeline, memory hit/miss ratios, instruction mix and program
flow, the CPI may be reduced, possibly to 2.This is a very34
simplified example since branches,interrupts and memory
structures are not considered.
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A simple RISC architecture isshown in Figure 6.1.It
consists of three internaldata buses,an ALU,register
files, program counter, interruptaddress register, memory
access registers and an instruction register.The memory is
used for both data and instructions.The control section can
behardwiredormicroprogrammed. Noprovisionsfor
pipelineing are given in thisexample.
6.2 Specialized RISC Computer
As indicated in previous sections,a RISC for High-speed
Data Acquisition, ARHDA has threemain functions, theyare:
A) Recognize trigger eventsas they occur in the data
stream.
B) Store relevant data, withno missing information.
C) Provide an interface toa general purpose host
computer.
The goal is to achievea CPI of 1, that is to executeone
instruction every clock cycle. Thisis necessary becausenew
datawill enter the system eachclock cycle.To achieve
these goals a radically differentarchitecture than that
previously described is required.
To achieve a CPI of 1, features notrequired to meet the
primary goals must be eliminated.These include:
A)General purpose internal busesare not required.
B)The ALU is specialized. Theoutput is
comparison status bits. No provisionsto output36
data from the ALU are provided.Operations such as
add, and subtract are not necessary.
C)The branch address must be contained in the
instruction word.The ability to compute branch
addresses is not available.
D)The program memory and data memory are separate.
E)No general purpose registers are available to store
data.
F)The next value of the program counter is a function
of the contents of the instruction register and the
ALU status bits.
G)No provisions for interrupts are provided.
A block diagram of the ARHDA system is given inFigure
6.2.Notice the ALU receives its input directly from the
instruction register and the data input stream.Likewise the
program counter provides direct input to theinstruction
memory.
The incoming data passes through two buffers, then is
allowed to enter the data memory.There the data is either
captured into storage memory, or ignored, depending on the
instruction being executed.
This architecture is quite different than that required
fora general purpose computer. Since no register-to-
register transfers are required,the instruction fetch,
decode, execution and write-back all occur in the same cycle.37
The program counter is always incremented,held or
changed to a branch address contained in the instruction
word.No additional cycles are required to compute branch
addresses.
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The data storage memory is a circular buffer and thus
the programmer cannot directly controlthe data memory
addresses.The ALU cannot operate on the data,it only
provides status bits based on compare operations, thus there
is no requirement to move ALU results to temporary registers
or data memory.
This simplified architecture is sufficient to execute
the instructions as outlined in section 3.The objective of
1 CPI is achieved.No pipelining is required.
6.2.1Control Section
For a general purpose computer the control section can
be especially challenging.The issues of data dependency,
control hazards, and pipelining can make the control section
design very complex.
The simplified architecture described previously makes
the control section design relatively easy.Since there is
a small instruction set,data transfers are limited and
program branching is simplified, a hardwired control section
is easily implemented.
6.2.1.1Instruction Register
Figure 6.3 is a block diagram of the control section.
The instruction word is comprised of seven fields, they are:
A)Opcode (OP),3 bits
B)Load/Hold (LD_H), 1 bitC)
D)
Jump address( LD(11:0) ),
Condition A (CondA), 3 bits
12bits
E)Condition B (CondB), 3 bits
F)Constant value( C(15:0) ),16bits
G)Don't care value( X(15:0)),16 bits
X12
Program Memory
4K Deep by 56 bits Wide
OPcodeLoad orJump Condition ACondition BConstantDon't Care
Hold Address ValueValue
OPLd HLd(11:0)CondACondBC(15:0)X(15:0)
12
Control
Logic
Program
Counter
16 16
)(Bits
Constant
Cond A
Cond B
T / F
Stop
Memory
Counter Memory
Control
Figure 6.3 - Control Section
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The instruction word listed above requires at least 54 bits.
Since the instruction memory is implemented with 4 bit wide
static RAMs,a total of 56 bits is used (14, 4-bit by 4K
static RAMS).
The instruction word is not encoded.A very wide, or
horizontal,structure isimplementedtofacilitate
flexibility, ease of understanding, and speed.Since C(15:0)
and X(15:0) are used for the word recognizer, they cannot be
reduced using encoding. Likewise LD(11:0),the branch
address cannot be encoded.These fields account for 16 + 16
+ 12 = 44 bits of the 54 bit total.This leaves only 10 bits
ascandidatesforencoding. The additional effort to
minimize the remaining bits would not result in a significant
decrease in the instruction word size.
6.2.1.2Program Counter Control
Control of the Program Counter (PC) is very important.
This new RISC architecture has the ability to provide one of
three actions to the PC.They are:
A) Hold - Retain the PC value for one clock cycle.
B) Increment - PC 4-- PC + 1.
B) Jump or Branch - Change PC to new value described in
instruction word.
The current instruction and the results of the ALU
comparison determine what action the PC is to take upon the
next clock cycle.The PC follows these rules:41
A) If the ALU comparison returns a True, increment the
PC regardless of the status of the LD_Hbit (Load
Hold bit).
B) If the ALU comparison returns a False, and LD_Hbit
is high, change PC to the value of LD(11:0).
C) If the ALU comparison returns a False, and LD_Hbit
is low, leave PC unchanged.
This determines the state of the Program Counter, and thus
provides necessary program flow control for the ARHDA system.
6.2.1.3ALU and Storage Memory Control
The fields, Condition A, Condition B, Constant C(15:0)
and Don't Care X(15:0), are fed directly to the ALU.There
comparisons with incoming data are performed.A True or
False (T/F)is generated, depending on the results of the
comparison provided by the ALU.
The opcode field provides the stimulus to control
circuits that manage Storage Memory.For example, there is
a unique opcode for the SAMPLE### instruction. This
instruction also contains the number' # # #', which is stored
inthe12bitfieldLD(11:0). WhentheSAMPLE###
instruction is executed,the storage memory counters are
enabled allowing samples to be captured.The number of
samples to be captured ###, is loaded into a special counter
(General Purpose Counter - GPC).The PC is held at SAMPLE
instruction until the GPC reaches its terminal count.Then42
the storage memory is disabled and the PC is incremented to
the next instruction.
Similarly the STOP instruction disables storage memory,
and causes the PC to freeze at the current location.Then a
status flag, indicating the acquisition process is complete,
is set.
6.2.2 Processor
The Processor is comprised of two units, the ALU and
True / False (T/F) generator.
6.2.2.1 ALU
The primary function of the Arithmetic Logic Unit (ALU)
is to make magnitude and identity comparisons with incoming
data words.The ability to compare incoming data, hereafter
referred to as data, with a value provided by the programmer
is required.
The programmer provides a 16 bit binary value comprised
of l's, 0's and X's (don't cares).This user specified word
is given the short hand notation of W.From W, two 16 bit
values are derived as described in section 5.3.2.These are
the C(15:0) Constant and X(15:0) don't care values. The
C(15:0)andX(15:0)areusedasinputstoan16bit
'register' type word recognizer.43
The comparison results are represented by 6,1 bit
status flags.Upon each clock cycle the status flags are
updated.
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The flags represent an expression of the form:
Data [status flag ]W
Where Data is the incoming samples and W is the user defined
word comprised of l's, 0's and x's. This expression reduces
to a logical true or false.The flags are:
A) Greater Than, GT
B) Less Than, LT
C) Equal, EQ
D) Not Equal, NEQ
E) Greater Than and Rising, GTR
F) Less Than and Falling, LTF
Referring to Figure 6.4, the Slope Comparator, AND array
and Magnitude Comparator combine to form a ALU with six
status flags as outputs.
6.2.2.2 True / False Generator
The two fields from the instruction register, Condition
A and Condition B,are used to determine which signal is
returned to the Control Section.Condition A is the input to
a multiplexer that selects one of the ALU status flags.This
output is called 'Out A'.Likewise Condition B selects an
additional trigger source designated 'Out B'.Out A and Out
B are ORed together.This results in a 1 bit signal, high
for True and low for False and is labeled T/F.45
Condition Aselectsoneofthesixstatusflags
generated by the ALU, Condition B selects additionaltrigger
conditions.These include:
A) Peer - If additional RISC systems are utilized they
can provide a trigger.
B) External - Provides for an externally generated
trigger.
C) System - Allows the host system to cause trigger.
Out A or B can also set to a logic high or low.This is
used by the controller to set the result of Condition A or B
to always true or always false.For example to set the
result of the ConditionBcomparison to alwaysfalse,
configure Condition B such that it points to the logic low
value, thus Out B will be logic low.In this configuration
the status of the additional trigger sources, Peer, External,
and System has no effect on T/F.The solutions for the
example problems use this feature to disable Condition B.It
only remains to specify Condition A, to generate T/F.
The 'always true' and 'always false' conditions are not
directly available to the programmer, but are set by the
compiler to properly configure the Data Path.This is also
true of the GPC Terminal Count status. Itis used to
determine when the proper number of Samples or Delays have
been fulfilled, and is not directly set by the programmer.
The Condition A and Condition B result is combined
together in the OR gate.Thus if either Condition A or B is46
true the result of the operation is true and T/F = 1 (true).
This result is also provided as an output to Peer, External
or System Host, allowing other systems to monitor the ARHDA
status.
6.2.3Host Interface
The host interface is configured for general purpose 8-
bit computers.This interface is selected to allow maximum
compatibility with a wide variety of host computers.
Communication is provided through two read/write ports.
Port 0 is used as a control register, port 1 is a general
purpose read/write port.Appendix A gives specific details
of the control register, including control codes for the
various operation referred to in the following sections.
Responsibilities of the system host computer include:
A) Configure system, set time base, provide user
interface.
B) Compile High Level Instructions to machine readable
instructions.
C) Load ARHDA instruction memory.
D) Monitor status of ARHDA system.
E) Read data memory from ARHDA system.
F) Process and display results.
Of these requirements,the ability to'load instruction
memory' and 'read data memory' are most influential to the
ARHDA architecture.47
6.2.3.1 Instruction Load Capability
It is the host's responsibility to compile the high
level commands, defined in section 3, into machine readable
instructions.Each instruction is comprised of 7 bytes, or
56 bits.The first byte of a instruction word is given the
short hand notation of IM1, the second IM2 and on to the last
byte IM7.To fill the instruction memory requires several
steps, they are:
A) First write the 'reset' command to the control
register.
B) Perform a port 1 write to initiate 'reset'.This
will cause the PC to be set to 0.
C) Write the 'IM1' command to the control register.
Write IM1 to port 1.
Write the 'IM2' command to the control register.
Write IM2 to port 1.
Repeat this sequence for IM3, IM4, IM5, IM6
Write the 'IM7' command to the control register.
Write IM7( last byte of the instruction )to port 1.
At this time the ARHDA PC will automatically
increment by 1.
D) Repeat step C until all instructions have been
entered.
At the end of this sequence the Instruction Memory will be
filled with the compiled program.At this time the PC will48
bepointingatthenextavailableinstructionmemory
location.
6.2.3.2 Enabling the RISC system
After the instruction memory is filled, and the time
base set, the RISC system is ready to start acquiring data.
This is initiated as follows:
A) First write the 'reset' command to the control
register.
B) Perform a port 1 write to initiate 'reset'.This
will cause the PC to be set to 0.
C) Write the 'run' command to the control register.
D) Write to port 1 to start the acquisition process.
E) Read port 0 to determine if the STOP flag has been
set.
The ARHDA system will execute each instruction as described
in the previous sections.The last instruction is STOP.
When it is executed the Stop flag is set indicating the data
acquisition process is completed.
6.2.3.3 Reading Data Memory
Reading the data memory is similar to writing to the
instruction memory.When the RISC system terminates the data
acquisition process, the data memory is disabled.This will
insure that the captured data will not be corrupted by
additional writes to the data memory. The data memory49
address lines will be pointing to the 'oldest' data captured,
as described in Section 5.1.Subsequent reads of the data
memory will start with the oldest data and proceed to the
most recent sample after 4096, 16 bit reads.Since the data
is moved in 1 byte increments the total number of reads will
be 2 * 4096 or 8192.
The first byte of a 16 bit data word is referred to as
DM1 and the second as DM2.To transfer the captured data to
the 8-bit general purpose computer, the following actions
must occur:
A) Set the control word to read the first byte of data
by issuing a 'DM1' command to the control register.
B) Read port 1.This will contain the low byte of data.
C) Set the control word to read the second byte of data
by issuing a 'DM2' command to the control register.
D) Read port 1.This will contain the high byte of
data.
The memory address lines will automatically increment
after this read operation.Repeating A,B,C, and D will
recover the next 16-bit data word.Continue this process
until the 4096th sample is read.50
7. Performance Considerations
As specified in the introductory sections, performance
is a key consideration in the system design.The ARHDA's
design allows an instruction to be executed each clock cycle.
The question remains, what is the maximum clock rate?
7.1 Prototype Timing Example
Since the ARHDA uses a single clock, with the program
counter activated on the rising edge, the timing analysis is
straight forward.The prototype was constructed using the
FAST TTL family.These offer the highest performance in the
TTL family.The data and instruction memory were both built
from 4 By 4k CMOS static RAMs with TTL level I/O.
System
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The following symbols are in reference to Figure 7.1,
Timing Diagram.
ti = 'Clock rising edge' to 'Program Counter out' = 10 ns
t2 = 'PC out' to 'Instruction Register out' = 15 ns
t3 = 'IR out' to 'Flags valid' = 5+25+10 = 40 ns
t4 = 'Flags' to 'T/F' = 7+5 = 12 ns
t5 = 'Control Section' + 'PC setup time' = 15+8 =23 ns
Minimum Period, T, is the sum of tl to t5, or 100 ns
The time allocations for tl to t5 is taken from the
processor architecture, Figure 6.4, and data sheets for the
specific components [8][9][10].
As shown in the timing diagram, the total propagation
delay and setup time allocation equals 100ns. Itis
possible to achieve a maximum clock rate of 1/100 ns or 10
Mhz utilizing 'discrete components' of the FAST TTL logic
family.
As noted on the Processor Figure 6.4, the largest delays
are 25ns due to the magnitude comparators.The delays t3 and
t4 are the Processor delay and total to 52 ns.The remaining
48 ns delay is in the Control Section.Of this, 15 ns is
memory access time, 18ns is PC setup and propagation delay,
and 15 ns is allowed for control logic.52
7.2 VLSI Implementation
The prototype ARHDA was designed to proof the new RISC
architecture with a minimal initial cost.For a practical
implementation of this system, a single VLSI chip should be
designed.
The advantage of containing the ARHDA on a single ASIC
would include, increased performance, greatly reducedsize
and power requirements. A disadvantage is theinitial design
and production costs.This obstacle would disappear as the
quantity of units manufactured increased, driving the per
unit cost down.
The performance of such a ASIC is estimatedusing the
Motorola'HDCDesignReferenceGuide'todetermine
anticipated propagation delays utilizing their, triple layer
metal,1.0 micron, high density CMOS arrays [11].Refer
again to Figure 7.1.
tl = 'Clock rising edge' to 'Program Counter out' = 5 ns
t2 = 'PC out' to 'Instruction Register out' = 5 ns
t3 = 'IR out' to 'Flags valid' = 5+5+5 = 15 ns
t4 = 'Flags' to 'T/F' = 3+2 = 5 ns
t5 = 'Control Section' + 'PC setup time' = 5+2 = 7 ns
Minimum Period, T, is the sum of ti to t5, or 37 ns
These estimates are based on the published performance
of the Motorola 'Macro Models'.Using these estimates, a
25Mhz (40 ns )clock rate is achievable.As processes53
improve, and with more design refinements, higher rates may
be possible.54
8.Survey of Existing Work
In an effort to determine the 'state of the art' in high
speed data acquisition two types of resources were used,
written reports from trade journals and interviews with
companies specializing in this field.
8.1Trade Journals
IEEEpublishesnumeroustradejournals, "IEEE
Transactions on Instrumentation and Measurement" provided
mostarticleson'dataacquisition'applications. In
surveying this materialfor the past10yearsseveral
observations are made. First,of the data acquisition
systems examined, none directly tackle the problem of trigger
generation for high speed data.The sample rates for these
systems are less than 1 MHz.Most systems contain complete
front end signal conditioning circuits, usually including
analog multiplexers and A/D converters.
As an example Lowther, Giles and Leszkowilz in 'The
Design and Construction of a General-Purpose Laboratory Data
Acquisition System'[12], utilize some of the same features as
theARHDAsystem. Theyusedualmicroprocessors,
'acquisition system processor - ASP' and 'front end processor
FEP', to speed the data acquisition tasks.The ASP is
designed around the Intel 3000 series bit slice architecture
and is used for memory and trigger control.This processor
is not specifically designed for data acquisition and does55
not allow trigger generation in one clock cycle.A single
trigger event is identified by executing severalIntel 3000
instructions in the ASP.
This system operates on 24 bit words and has 6Kof
memory.The maximum sample rate is 600 kHz, butis reduced
depending on the amount of processing required by theASP.
Anotherarticleofinterestis'Single-chipdata
acquisition subsystem'by Yager and Ohara[13]. This
describes a special data acquisition peripheral, theML 2200
by Micro Linear Corporation.Much of the architecture is
devoted to front end signal conditioning.There are analog
multiplexers, amplifiers, sample & hold and A/Dcircuits.
The remainder of the system is digital andcontains: separate
instruction and data RAM,digital timers,and a simple
controller.
The controller has one instruction thatis used to
control: trigger source, analog mulitplexersand amplifier
gain.Trigger generation based on the data enteringthe
system is not available.Sample rate of this system is 50
kHz maximum.
8.2Industry Interviews
Inresearchingthesubjectof'highspeeddata
acquisition' several companies provided information ontheir
approach to this subject and feedback concerning theproposed
ARHDA system. Thisinteraction has beenimportantin56
defining the ARHDA architecture.Appendix B contains a list
of these companies.57
9. Conclusions and Suggestions for Further Work
In this paper the architectures of several High-speed
Data Acquisition systems were examined.The basic concepts
of RISC computer design were covered. By blending the
requirements of High-speed Data Acquisition with a RISC
architecture, the ARHDA was born. A RISC for High-speed Data
Acquisition ( ARHDA ), has three primary functions:
A) Recognize when a trigger event, or series of trigger
events have occurred.
B) After the trigger criteria has been meet, capture
data, allowing for pre-trigger information.
C) Provide an interface to a general purpose host
computer.
These goals were meetin the ARHDA system. The
specialized instruction set is well suited to generation of
triggers for a wide variety of data types.Examples for
digital, analog, and state inputs are given.
When examining the DSO architecture it was found that
sampling occurred in real or equivalent time.To incorporate
equivalent time sampling, the ability to generate a trigger
offset word is required. This capability, although desirable
is not necessary, it's omission will not significantly impact
the usefulness of the system.
Logic analyzers heavily depend on'word recognizer'
circuits.The two examined were 'register' and 'RAM' types.
A variation of the 'register' word recognizer was utilized in58
the ARHDA system.The 'register' word recognizer utilizes
less storage bits than the 'RAM', by a factor of 16.The
ability to monitor more than one trace concurrently is lost
by not using the 'RAM' word recognizer.The loss of this
capability will have little impact on the overall usefulness
of the system.An advantage of the efficient use of memory
is that an large number of word recognizers can be created.
The prototype ARHDA system is capable of recognizing over
4000, 16 bit words!
This new architecture, based on DSOand logic analyzer
type applications,is not envisioned as replacing these
specializedinstruments. Theseinstrumentsarevery
proficient, with capabilities well beyond the scope of this
project.
The ARHDA was designed as a general purpose solution to
a range of input signal types.The ability to contain all
functions required to form a basic data acquisition system on
a single chip is a desirable feature.Special purpose,
portable or hand held, data acquisition systems would be
natural candidates for this architecture.If the ARHDA
architecture were commercially available the system designer
would only be concerned with input signal conditioning and
quantization.The capture of data and interface with the
host computer would be provided by the ARHDA system.
In addition to designing the ARHDA system, a prototype
was built.It was implemented on dual two layer PCBs and59
utilized an IBM personnel computer as the host.The unit was
built, debugged and tested.Software was written on the host
system to test and control the prototype.
Throughout the design and prototype build phases of this
project,numerousdiscussionswereheldwithindustry
professionals.It was the generally held consensus that this
new architecture is unique, and a potentially useful one.
The literature search results agree with this conclusion.
Some areas for future work include modification of the
architecture to allow more than one trace.That is to give
the word recognizers the ability to act on more than one word
at a time.Enhance the state triggering capability to allow
more complex computer instructions to be monitored.The
design of the ARHDA system on a single VLSI chip would be
another project.60
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Appendix A-Control Register
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Control Register Description
Mem Control \
Time Base
Not Used \
Not Used \
Run Access ---Al
1
1
76 5/\ /
43 2\
1 0
0 00 Reset
0 01 IM1 / DM1
01 0 IM2 / DM2
0 11 IM3
1 00 IM4
1 01 IM5
1 10 IM6
1 11 IM7
00 Internal Time Base
01 Peer Time Base
10 External Time Base
11 Inst Memory Test
0 Run
1 Access Data
Control Register
Description 7 6 5 4 3 2 10 P1Action Dec Code
RunMode 0 0 0 00 0 00WRPC->0 0
Reset, Access Mode1 0 0 0 0 0 00WRPC->0 128
Reset, Test Mode 1 0 0 1 1 0 00WRPC->0 152
Load, IM1 1 0 0 0 0 0 01WRData->IM1 129
Load, IM2 1 0 0 0 0 0 10WRData->IM2 130
Load, IM3 1 0 0 0 0 0 11 WRData->IM3 131
Load, IM4 1 0 0 0 0 1 00WRData->IM4 132
Load, IM5 1 0 0 0 0 1 01WRData->IM5 133
Load, IM6 1 0 0 0 0 1 10WRData->IM6 134
Load, IM7 1 0 0 00 1 11 WRData->IM7 135
PC=PC+1
Read, DM1 1 0 0 00 0 01 RDDM1<-Data 129
Read, DM2 1 0 0 0 0 0 10 RDDM2<-Data 130
Test, IM 0 0 0 1 1 0 00 CET=1 24APPENDIX B - Test Program 4.1
Data Acquisition Processor
Instruction Generator
Donald Gribble 10-5-91rev A
Test program to demonstrate Timing example of
section 4.1
memoff
op=
op=
9condl=6cond2=6
9condl=6cond2=6
9 0 102 0 0 0
9 066 0 0 0
c=0 x= 0 ld=0 DEC
c=0 x= 0 ld=0 HEX
0
0
if data eq 0000000000000000 inc else hold
op=0 condl=2 cond2=6 c=0 x=65535 ld= 0 DEC
op=0 condl=2 cond2=6 c=0 x=ffff ld= 0 HEX
O 098 00 255 255
O 062 0 0ffff
sample 100
op= 14 condl=
op=e condl=
254 15655
fe9c37
stop
op=8 condl=
op=8 condl=
80 103
8 067
7 cond2=3 c=0 x=0 ld=3996 DEC
7 cond2=3 c=0 x=0 ld= f9c HEX
O 0 0 0
O 0 0 0
7 cond2=6 c=0 x=0 ld=0 DEC
7 cond2=6 c=0 x=0 ld=0 HEX
O 0 0 0
O 0 0 0
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Data Acquisition Processor
Instruction Generator
Donald Gribble 10-5-91rev A
Test program to demonstrate State example of
section 4.2
memoff
op=9 condl=6 cond2=6 c=0 x= 0 ld=0 DEC
op=9 condl=6 cond2=6 c=0 x= 0 ld=0 HEX
90 102 0 0 0 0
9 066 0 0 0 0
if data eq 2000 inc else hold
op=0 condl=2 cond2=6 c=2000 x=65535 ld=0 DEC
op=0 condl=2 cond2=6 c= 7d0 x=ffff ld=0 HEX
O 098 208 7 255 255
O 062dO 7ffff
if data eq 4000 inc else jump 1
op=1 condl=2 cond2=6 c=4000 x=65535 ld= 1 DEC
op=1 condl=2 cond2=6 c= fa0 x=ffff ld=1 HEX
1 198 16015 255 255
1 162a0 fffff
sample 100
op= 14 condl=
op=e condl=
254 15655
fe9c37
stop
op=8 condl=
op=8 condl=
8 0 103
8 067
7 cond2=3 c=0 x=0 ld=3996 DEC
7 cond2=3 c=0 x=0 ld= f9c HEX
O 0 0 0
O 0 0 0
7 cond2=6 c= 0 x=0 ld=0 DEC
7 cond2=6 c= 0 x=0 ld=0 HEX
O 0 0 0
O 0 0 0
6465
APPENDIX D - Test Program 4.3
Data Acquisition Processor
Instruction Generator
Donald Gribble 10-5-91rev A
Test program to demonstrate DSO example of
section 4.3
memon
op= 12 condl=6 cond2=6 c=
op=c condl=6 cond2=6 c=
12 0 102 0 0 0 0
c 066 0 0 0 0
if data gtr xxxx101010101010
0 x=0 ld=0 DEC
0 x=0 ld=0 HEX
inc else hold
op=0 condl=4cond2=6 c=2730 x=4095ld= 0DEC
op=0condl=4cond2=6 c= aaa x= fffld= 0HEX
00 10017010 25515
0
sample
064
400
as aff f
op= 14condl=7cond2=3 c= 0 x= 0ld=3696 DEC
op=econdl= 7cond2=3 c=0 x= 0ld= e70 HEX
238 11255 0 0 0 0
ee7037 0 0 0 0
stop
op=8condl= 7cond2=6 c=0 x= 0ld= 0DEC
op=8condl=7cond2=6 c=0 x= 0ld= 0HEX
80 103 0 0 0 0
8 067 0 0 0 066
APPENDIX E - Company Listing
Listing of companies interviewed in research of ARHDA system.
1)TektronixDSO Division; Beaverton, OR
2)Cadre, Beaverton; OR
3)Integrated Measurement System; Beaverton, OR
4)General Dynamics - Electronics Division; San Diego, CA
5)Tektronix - Logic Analyzer Division; Beaverton, OR
6)Microstar Laboratories; Bellevue, WA